

**GUJARAT TECHNOLOGICAL UNIVERSITY**  
**BE - SEMESTER-III EXAMINATION – SUMMER 2016**

**Subject Code:130902****Date:31/05/2016****Subject Name:Analog and Digital Electronics****Time:10:30 AM to 01:00 PM****Total Marks: 70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

- |            |            |  |           |
|------------|------------|--|-----------|
| <b>Q.1</b> | <b>(a)</b> | Discuss Slew Rate with reference to 741C op-amp.   | <b>07</b> |
|            | <b>(b)</b> | State and prove De Morgan's theorems.  | <b>07</b> |
| <b>Q.2</b> | <b>(a)</b> | Write short note on nand gate R-S flip flop.   | <b>07</b> |
|            | <b>(b)</b> | Write short note on J-K flip flop.   | <b>07</b> |
| <b>OR</b>  |            |  |           |
|            | <b>(b)</b> | Write short note on Edge triggering of flip-flop.  | <b>07</b> |
| <b>Q.3</b> | <b>(a)</b> | With suitable example explain binary addition, subtraction, division and multiplication. | <b>07</b> |
|            | <b>(b)</b> | Explain astable mode of operation of 555 timer.  | <b>07</b> |
| <b>OR</b>  |            |  |           |
| <b>Q.3</b> | <b>(a)</b> | Explain application of op-amp as integrator and differentiator.                          | <b>07</b> |
|            | <b>(b)</b> | What are demerits of open loop configuration of op-amp? How can we overcome this?        | <b>07</b> |
| <b>Q.4</b> | <b>(a)</b> | Explain Full adder and Half adder circuit  | <b>07</b> |
|            | <b>(b)</b> | Explain three variables and four variables K-map.  | <b>07</b> |
| <b>OR</b>  |            |  |           |
| <b>Q.4</b> | <b>(a)</b> | Explain AND and OR gate using diode and transistor circuit.                              | <b>07</b> |
|            | <b>(b)</b> | Explain three pin voltage regulator IC. Explain LM 78XX and LM 79XX.                     | <b>07</b> |
| <b>Q.5</b> | <b>(a)</b> | How can be obtained 1's and 2's compliment of binary number?                             | <b>07</b> |
|            | <b>(b)</b> | Describe the working of look-ahead-carry adder.  | <b>07</b> |
| <b>OR</b>  |            |  |           |
| <b>Q.5</b> | <b>(a)</b> | Explain working of counter and register.   | <b>07</b> |
|            | <b>(b)</b> | Explain Multiplexer and De-multiplexer.  | <b>07</b> |

\*\*\*\*\*